Entitlements could not be checked due to an error reaching the service. Showing non-confidential search results only.
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
Resource Types
Architecture DocumentGuideSoftware Developer Errata NoticeApplication NoteSpecification
Audience
Software DevelopersEmbedded Software DevelopersHardware EngineersSoC DesignersApplication DevelopersKernel DevelopersLinux DevelopersSilicon Specialists
Confidential
Non-Confidential
Generic Interrupt Controller results
Results 1-9 of 9
ListGrid
RelevanceDate
Guide
Version: 3.2
January 10, 2025
This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.
Note Many recent Arm Cortex processors do not support legacy operation, and the SRE bits are ... Set EOI mode. ... This is described in more detail in End of interrupt. ... Vector table
Example There is a short example to accompany this guide that is downloadable as a zip file. The example configures the system counter to generate a system count, and then uses two ...
Reading an IAR returns the INTID of the taken interrupt and advances the state ... Sometimes, the IAR cannot return a valid INTID. ... ID Meaning Example scenario 1020 ... 1023
Show all results in this document
Guide
Version: 1.2
March 27, 2024
This guide introduces the support for virtualization in the GICv3 and GICv4 architecture.
As an example, the following diagram shows how the fields in ICH_VMCR_EL2 map on to the ICV ... Figure 1. Accessing ICV state from EL2 ... Context switching bec2df2Learn the architecture
The access is redirected to the equivalent ICV register if the corresponding HCR_EL2.xMO ... Each vPE can be assigned a default doorbell. ... Check your knowledge bec2df2Learn the architecture
Show all results in this document
Guide
Version: 1.0
May 19, 2022
This guide introduces Locality-specific Peripheral Interrupts (LPIs), a type of interrupt introduced in GICv3 and v4.
Software can check whether the command has been read by the ITS by polling GITS_CREADR. ... Note ... Adding a new command to the command queue de1bc84GIC
They also contain the collection which the INTID is a member of. Collection table There is one Collection table per ITS. ... Forwards the interrupt to the target Redistributor.
The DeviceID identifies which peripheral sent the interrupt. ... Invalidate any configuration caching in the GIC by issuing an invalidate operation using ... Check your knowledge de1bc84GIC
Show all results in this document
Software Developer Errata Notice
Version: 7.0
February 6, 2025
This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.
PDF - 246 KB
Architecture Document
Version: GICv3.3 and v4.2 (rev H.b)
April 16, 2024
This specification describes the Arm Generic Interrupt Controller (GIC) architecture. It defines versions 3.0, 3.1, 3.2, 3.3 (GICv3), 4.0, 4.1, and 4.2 (GICv4) of the GIC architecture.
PDF - 9.5 MB
Architecture Document
Version: 2.0 (B.b)
June 30, 2020
This specification describes the ARM Generic Interrupt Controller (GIC) architecture.
PDF - 1.2 MB
Specification
Version: B
August 5, 2020
This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.
PDF - 444.1 KB
Application Note
Version: 1.0
March 24, 2016
This document provides an overview of version 3 of the Generic Interrupt Controller Architecture (GICv3). It is primarily intended for software engineers writing bare metal code for ARMv8-A based platforms.
PDF - 1.9 MB
Application Note
Version: 1.0
March 13, 2015
This Application Note is intended for system designers who want to integrate GICv2 Interrupt Controllers with ARM Cortex-A5x or Cortex-A72 processors.
PDF - 428.3 KB
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
Not
Answered
regions configured in the TZC-400 and the source from where the AXI-low power signals are coming to TZC-400
Architectures and Processors forum0 Votes360 Views1 Repliesby sreeja vasiLatest: 8 months ago
Not
Answered
L2 Cache ECC Notification
Architectures and Processors forum0 Votes275 Views2 Repliesby uditknitLatest: 8 months ago
Not
Answered
Generic Interrupt Controller Usage
Architectures and Processors forum0 Votes262 Views2 Repliesby BalerionLatest: 8 months ago